

ECE 342



Electronic Circuits

Lecture 32


CMOS

Jose E. Schutt-Aine
Electrical & Computer Engineering
University of Illinois
jesa@illinois.edu


Switching Circuit



Nonideal Switch




$$V_{low} = V_1 \frac{R_{sc}}{R_{sc} + R_L}$$




$$V_{high} = V_1 \frac{R_{so}}{R_{so} + R_L}$$

IV Characteristics of Switches




Ideal switch




Non-ideal switch



Complementary Switches



$$V_{low} = 0$$



$$V_{low} = V_1 \frac{R_{sc}}{R_{sc} + R_{so}}$$



$$V_{high} = V_1 \frac{R_{so}}{R_{so} + R_{sc}}$$

Problem


A switch has an open (off) resistance of $10M\Omega$ and close (on) resistance of 100Ω .

Calculate the two voltage levels of V_{out} for the circuit shown. Assume $R_L=5 k\Omega$

$$V_{out} = \frac{V_{CC} R_S}{R_L + R_S}$$


$$\text{Open: } R_S = 10 \times 10^6 \Omega \Rightarrow V_{out} \approx 5V$$

$$\text{Short: } R_S = 10^2 \Omega \Rightarrow V_{out} = \frac{5 \cdot 10^2}{5000 + 100} = 0.098V$$



Problem

If two switches are used as shown, calculate the two output voltage levels. Assume switches are complementary



$$R_S \text{ on} = 100 \Omega, R_S \text{ off} = 10 M\Omega$$

$$V_{out} = \frac{V_{CC} R_{S2}}{R_{S1} + R_{S2}}$$

State 1: S_1 off, S_2 on


$$\rightarrow R_{S1}=10 M\Omega, R_{S2}=100 \Omega$$

$$V_{out} = \frac{5 \times 100}{10 \times 10^6 + 100} = 5 \mu V \approx 0V$$




State 2: S_1 on, S_2 off

$$\rightarrow R_{S1}=100 \Omega, R_{S2}=10 M\Omega$$

$$V_{out} = \frac{5 \times 10 \times 10^6}{10 \times 10^6 + 100} = \frac{5 \times 10^7}{10^7 + 100} \approx 5V$$





MOSFET Switch




- **Characteristics of MOS Switch**
 - MOS approximates switch better than BJT in off state
 - Resistance in on state can vary from 100Ω to $1 k\Omega$

NMOS Switch




CMOS Switch



CMOS switch is called an inverter



The body of each device is connected to its source → NO BODY EFFECT

CMOS Switch – Off State





- **OFF State (V_{in} : low)**
 - nMOS transistor is off
 - Path from V_{out} to V_1 is through PMOS $\rightarrow V_{out}$: high

CMOS Switch – Input Low



CMOS Switch – Input Low



NMOS

$$V_{GSN} < V_{TN} \Rightarrow OFF$$


r_{dsn} high

PMOS

$$r_{dsp} = \frac{1}{k_p' \left(\frac{W}{L} \right)_p (V_{DD} - |V_{TP}|)}$$


r_{dsp} is low

CMOS Switch – On State



- **ON State (V_{in} : high)**
 - pMOS transistor is off
 - Path from V_{out} to ground is through nMOS $\rightarrow V_{out}$: low

CMOS Switch – Input High




CMOS Switch – Input High

NMOS

$$r_{dsn} = \frac{1}{k_n \left(\frac{W}{L} \right)_n (V_{DD} - V_{TN})}$$

r_{dsn} is low




PMOS

$V_{GSP} > V_{TP} \Rightarrow OFF$



r_{dsp} high

CMOS Inverter



$$r_{dsn} = \frac{1}{k'_N \left(\frac{W}{L} \right)_n (V_{DD} - V_T)}$$

$$r_{dsp} = \frac{1}{k'_P \left(\frac{W}{L} \right)_p (V_{DD} - V_T)}$$



**Short switching
transient current
→ low power**

CMOS Inverter

Advantages of CMOS inverter

- Output voltage levels are 0 and V_{DD} → signal swing is maximum possible
- Static power dissipation is zero
- Low resistance paths to V_{DD} and ground when needed
- High output driving capability → increased speed
- Input resistance is infinite → high fan-out

**Load driving capability of CMOS is high.
Transistors can sink or source large load currents that can be used to charge and discharge load capacitances.**