

# ECE 451

# Advanced Microwave Measurements


## Signal Integrity

Jose E. Schutt-Aine  
Electrical & Computer Engineering  
University of Illinois  
jschutt@emlab.uiuc.edu

# Signal Integrity

- **Attenuation & Loss (skin effect, on-chip loss)**
- **Crosstalk (interconnect proximity, coupling)**
- **Dispersion (frequency dependence of parameters)**
- **Reflection (unmatched loads, reactive loads, ISI)**
- **Distortion (nonlinear loads)**
- **Interference & Radiation (EMI/EMC)**
- **Rise time degradation**
- **Clock skew (different electrical path lengths)**


# PCI



- **PC Interface**

- For external cards
- Graphics, Network, Sound, etc...
- Parallel

**Conventional PCI**  
*PCI Local Bus*




Three 5V 32-bit PCI expansion slots on a motherboard

<b>Year created:</b>	July 1993
<b>Created by:</b>	Intel
<b>Superseded by:</b>	PCI Express (2004)
<b>Width:</b>	32 or 64 bits
<b>Number of devices:</b>	1 per slot
<b>Capacity</b>	133 MB/s
<b>Style:</b>	Parallel
<b>Hotplugging?</b>	Optional
<b>External?</b>	no

# PCI-Express

- **Computer Expansion Card Standard**

- Replaced older PCI
- Based on serial links
- Capacity up to 1 Gb/s
- V3.0 scheduled for 2010




PCI Express	
PCI Express logo	
Year created:	2004
Created by:	Intel
Width:	1 bit
Number of devices:	1 per slot
Capacity	Per lane: <ul style="list-style-type: none"><li>■ v1.x: 250 MB/s</li><li>■ v2.0: 500 MB/s</li><li>■ v3.0: 1 GB/s</li></ul>
Style:	Serial
Hotplugging?	Depends on form factor
External?	Yes, with <a href="#">External PCI Express</a>

# Universal Serial Bus (USB)



- **Interfaces devices to computers**

- No rebooting
- Low power
- No need for external power supply
- 480 Mb/s

USB <i>Universal Serial Bus</i>	
 Original USB Logo	
<b>Year created:</b>	January 1996
<b>Created by:</b>	Intel, Compaq, Microsoft, Digital, IBM, Northern Telecom
<b>Width:</b>	1 bit
<b>Number of devices:</b>	127 per host controller
<b>Capacity</b>	12 or 480 Mbit/s (1.5 to 60 MByte/s)
<b>Style:</b>	Serial
<b>Hotplugging?</b>	Yes
<b>External?</b>	Yes

# IDE

- **Expansion Card Standard**

- Replaced older PCI
- Based on serial links
- Capacity up to 1 Gb/s
- V3.0 scheduled for 2010

## AT Attachment with Packet Interface



ATA connector on the left, with two motherboard ATA connectors on the right.

**Type** Internal storage device connector

### Production history

**Designer** [Western Digital](#), subsequently amended by many others

**Designed** 1986

**Superseded by** [Serial ATA \(2003\)](#)

### Specifications

**Hot pluggable** No

**External** No

**Width** 16 bits

**Bandwidth** 16 MB/s originally  
later 33, 66, 100 and  
133 MB/s

**Max devices** 2 (master/slave)

**Protocol** Parallel

**Cable** 40 or 80 wires [ribbon cable](#)

**Pins** 40

### Pin out




# Serial - ATA

- **Storage interface**

- Replaces older parallel ATA or IDE
- Based on serial links
- Capacity up to 3 Gb/s
- Hot swapping capability

	SATA 1.5Gb/s	SATA 3Gb/s
<b>Frequency</b>	1500 MHz	3000 MHz
<b>Bits/clock</b>	1	1
<b>8b10b encoding</b>	80%	80%
<b>bits/Byte</b>	8	8
<b>Real speed</b>	150 MB/s	300 MB/s

**SATA**  
*Serial ATA*



First generation (1.5 Gbit/s) SATA ports on a motherboard

**Year created:** 2003

---

**Number of devices:** 1



**Style:** Serial

**Hotplugging?** Yes, with support of other system components

**External?** Yes, with eSATA




# Motherboards and Backplanes





# Cables and Transmission Lines



**coaxial**



**twisted pairs**



# Cable Specifications

Table of RG standards

type	approx. impedance	core	dielectric			overall diameter		braid	velocity factor	comments
			type	[in]	[mm]	in	mm			
RG-6U	75 Ω	1.0 mm	Solid PE	0.185	4.7	0.332	8.4	double	0.75	Low loss at high frequency for cable television, satellite television and cable modems
RG-6UQ	75 Ω		Solid PE			0.298	7.62	quad		This is "quad shield RG-6". It has four layers of shielding; regular RG-6 only has one or two
RG-8U	50 Ω	2.17 mm	Solid PE	0.285	7.2	0.405	10.3			Thicknet (10base5) and amateur radio
RG-9U	51 Ω		Solid PE			0.420	10.7			Thicknet (10base5)
RG-11U	75 Ω	1.63 mm	Solid PE	0.285	7.2	0.412	10.5		0.66	Used for long drops and underground conduit
RG-58U	50 Ω	0.9 mm	Solid PE	0.116	2.9	0.195	5.0	single	0.66/0.78	Used for radiocommunication and amateur radio, thin Ethernet (10base2) and NIM electronics. Common.
RG-59U	75 Ω	0.81 mm	Solid PE	0.146	3.7	0.242	6.1	single	0.66	Used to carry baseband video in closed-circuit television, previously used for cable television. Generally it has poor shielding but will carry an HQ HD signal or video over short distances.
RG-62U	92 Ω		Solid PE			0.242	6.1	single	0.84	Used for ARCNET and automotive radio antennas.
RG-62A	93 Ω		ASP			0.242	6.1	single		Used for NIM electronics
RG-174U	50 Ω	0.48 mm	Solid PE	0.100	2.5	0.100	2.55	single	0.66	Common for wifi pigtails: more flexible but higher loss than RG58; used with LEMO 00 connectors in NIM electronics.
RG-178U	50 Ω	7×0.1 mm (Ag pltd Cu clad Steel)	PTFE	0.033	0.84	0.071	1.8	single	0.69	
RG-179U	75 Ω	7×0.1 mm (Ag pltd Cu)	PTFE	0.063	1.6	0.098	2.5	single	0.67	VGA RGBHV
RG-213U	50 Ω	7×0.0296 in Cu	Solid PE	0.285	7.2	0.405	10.3	single	0.66	For radiocommunication and amateur radio, EMC test antenna cables. Typically lower loss than RG58. Common.
RG-214U	50 Ω	7×0.0296 in	PTFE	0.285	7.2	0.425	10.8	double	0.66	
RG-218	50 Ω	0.195 in Cu	Solid PE	0.660 (0.680?)	16.76 (17.27?)	0.870	22	single	0.66	Large diameter, not very flexible, low loss (2.5dB/100' @ 400 MHz), 11kV dielectric withstand.
RG-223	50 Ω	2.74mm	PE Foam	0.285	7.24	0.405	10.29	Double		

# Computer Interconnections


Name	Raw bandwidth (Mbit/s)	Transfer speed (MB/s)	Max. cable length (m)	Power provided	Devices per Channel
SAS	3000	375	8	No	4
eSATA	3000	300	2 with eSATA HBA (1 with passive adapter)	No <sup>[18]</sup>	1 (15 with port multiplier)
SATA 300	3000	300	1	No	1 (15 with port multiplier)
SATA 150	1500	150	1	No	1 per line
PATA 133	1064	133	0.46 (18 inches)	No	2
FireWire 3200	3144	393	100; alternate cables available for 100 m+	15 W, 12–25 V	63 (with hub)
FireWire 800	786	98.25	100 <sup>[19]</sup>	15 W, 12–25 V	63 (with hub)
FireWire 400	393	49.13	4.5 <sup>[19][20]</sup>	15 W, 12–25 V	63 (with hub)
USB 2.0	480	60	5 <sup>[21]</sup>	2.5 W, 5 V	127 (with hub)
USB 3.0*	5000	625	3 <sup>[22]</sup>	4.5 W, 5 V	127 (with hub) <sup>[22]</sup>
Ultra-320 SCSI	2560	320	12	No	15 (plus the HBA)
Fibre Channel over copper cable	4000	400	12	No	126 (16777216 with switches)
Fibre Channel over optic fiber	10520	2000	2–50000	No	126 (16777216 with switches)
Infiniband 12X Quad-rate	120000	12000	5 (copper) <sup>[23][24]</sup> <10000 (fiber)	No	1 with Point to point Many with switched fabric

# Semiconductor Technology Trends

	<b>1997</b>	<b>2003</b>	<b>2006</b>	<b>2012</b>
<b>Chip size (mm<sup>2</sup>)</b>	300	430	520	750
<b>Number of transistors (million)</b>	11	76	200	1400
<b>Interconnect width (nm)</b>	200	100	70	35
<b>Total interconnect length (km)</b>	2.16	2.84	5.14	24

# 5-Layer Interconnect Technology 0.25 $\mu\text{m}$


Vertical parallel-plate capacitance	0.05 fF/ $\mu\text{m}^2$
Vertical parallel-plate capacitance (min width)	0.03 fF/ $\mu\text{m}$
Vertical fringing capacitance (each side)	0.01 fF/ $\mu\text{m}$
Horizontal coupling capacitance (each side)	0.03



Source: M. Bohr and Y. El-Mansy - *IEEE TED Vol. 4, March 1998*




# Integrated Circuit Wiring




Vertical parallel-plate capacitance	0.05 fF/ $\mu\text{m}^2$
Vertical parallel-plate capacitance (min width)	0.03 fF/ $\mu\text{m}$
Vertical fringing capacitance (each side)	0.01 fF/ $\mu\text{m}$
Horizontal coupling capacitance (each side)	0.03

# Signal Delay Trend




Delay for Metal 1 and Global Wiring versus Feature Size



Source: ITRS roadmap 2004

# The Interconnect Bottleneck

## SPEED/PERFORMANCE ISSUE



*Al*       $3.0 \mu\Omega\text{-cm}$   
*Cu*       $1.7 \mu\Omega\text{-cm}$   
*SiO2*      $\kappa = 4.0$   
*Low  $\kappa$*     $\kappa = 2.0$   
*Al & Cu*    $.8\mu$  Thick  
*Al & Cu Line*    $43\mu$  Long


# Interconnect

- Total interconnect length ( $m/cm^2$ ) – active wiring only, excluding global levels will increase:

Year	2003	2004	2005	2006	2007	2008	2009
Total Length	579	688	907	1002	1117	1401	1559

- Interconnect power dissipation is more than **50%** of the total dynamic power consumption in **130nm** and will become dominant in future technology nodes
- Interconnect centric design flows have been adopted to reduce the length of the critical signal path

# Chip-Level Interconnect Delay





## Pulse Characteristics:

rise time: 100 ps  
fall time: 100 ps  
pulse width: 4ns


## Line Characteristics

length : 3 mm  
near end termination: 50  $\Omega$   
far end termination 65  $\Omega$






# Package-Level Complexity



- Up to 16 layers
- Hundreds of vias
- Thousands of TLs
- High density
- Nonuniformity



# Signal Integrity

Ideal



Common



Noisy



# Interconnect Bottleneck

## Signal Integrity

**Crosstalk**

**Dispersion**

**Attenuation**

**Reflection**



**Distortion**

**Loss**


**Delta I Noise**

**Ground Bounce**


**Radiation**



# Reflection in Transmission Lines



# Metallic Conductors



**Resistance : R**

$$R = \frac{\text{Length}}{\sigma \text{ Area}}$$

**Package level:**

**W=3 mils**

**R=0.0045  $\Omega$ /mm**

**Submicron level:**

**W=0.25 microns**

**R=422  $\Omega$ /mm**



# Metallic Conductors


## Metal

## Conductivity


$\sigma$  ( $\Omega^{-1} \text{ m}^{-1} \times 10^{-7}$ )

<b>Silver</b>	<b>6.1</b>
<b>Copper</b>	<b>5.8</b>
<b>Gold</b>	<b>3.5</b>
<b>Aluminum</b>	<b>1.8</b>
<b>Tungsten</b>	<b>1.8</b>
<b>Brass</b>	<b>1.5</b>
<b>Solder</b>	<b>0.7</b>
<b>Lead</b>	<b>0.5</b>
<b>Mercury</b>	<b>0.1</b>

# Loss in Transmission Lines






# Skin Effect in Transmission Lines



Low Frequency

High Frequency

Very High Frequency



# Skin Depth

$$\vec{E} = \hat{x}E_0 e^{-\gamma z} = \hat{x}E_0 e^{-\alpha z} e^{-j\beta z} \quad \leftarrow \text{Wave decay}$$


The decay of electromagnetic wave propagating into a conductor is measured in terms of the *skin depth*

Definition: skin depth  $\delta$  is distance over which amplitude of wave drops by  $1/e$ .

$$\delta = \frac{1}{\alpha}$$

For good conductors: 
$$\delta = \sqrt{\frac{2}{\omega\mu\sigma}}$$


# Skin Depth



For perfect conductor,  $\delta = 0$  and current only flows on the surface



# DC Resistance




-----  
Reference plane

$$R_{dc} = \frac{l}{\sigma w t}$$

*l*: conductor length  
*σ*: conductivity


# AC Resistance



$$R_{ac} = \frac{l}{\sigma w \delta} = \frac{l}{\sigma w \sqrt{2 / \omega \mu \sigma}} = \frac{l}{w} \sqrt{\frac{\pi \mu f}{\sigma}}$$


$l$ : conductor length  
 $\sigma$ : conductivity  
 $f$ : frequency

# Frequency-Dependent Resistance




Approximation is to assume that all the current is flowing uniformly within a skin depth

# Frequency-Dependent Resistance




# Reference Plane Current



$$R_{ac,ground} \approx \frac{l}{6h} \sqrt{\frac{\pi\mu f}{\sigma}}$$

# Skin Effect in Microstrip



H. A. Wheeler, "Formulas for the skin effect," Proc. IRE, vol. 30, pp. 412-424, 1942



# Skin Effect in Microstrip

Current density varies as

$$J = J_o e^{-y/\delta} e^{-jy/\delta}$$

Note that the phase of the current density varies as a function of  $y$

$$I = \int_0^{\infty} J_o w e^{-y/\delta} e^{-jy/\delta} dy = \frac{J_o w \delta}{1 + j}$$

$$\sigma E_o = J_o \Rightarrow E_o = \frac{J_o}{\sigma}$$

The voltage measured over a section of conductor of length  $D$  is:

$$V = E_o D = \frac{J_o D}{\sigma}$$

# Skin Effect in Microstrip

The skin effect impedance is

$$Z_{skin} = \frac{V}{I} = \frac{J_o D (1+j)}{\sigma J_o w \delta} = \frac{D}{w} (1+j) \sqrt{\pi f \mu \rho}$$

where  $\rho = \frac{1}{\sigma}$  is the bulk resistivity of the conductor

$$Z_{skin} = R_{skin} + jX_{skin}$$

with

$$R_{skin} = X_{skin} = \frac{D}{w} \sqrt{\pi f \mu \sigma}$$

→ Skin effect has reactive (inductive) component

# Internal Inductance


The internal inductance can be calculated directly from the ac resistance

$$L_{\text{internal}} = \frac{R_{ac}}{\omega} = \frac{R_{skin}}{\omega}$$

- Skin effect resistance goes up with frequency
- Skin effect inductance goes down with frequency

# Surface Roughness


Copper surfaces are rough to facilitate adhesion to dielectric during PCB manufacturing



When the *tooth* height is comparable to the skin depth, roughness effects cannot be ignored

Surface roughness will increase ohmic losses

# Lossy Transmission Line



## Telegraphers Equation


$$-\frac{\partial V}{\partial z} = (R + j\omega L)I = ZI$$

$$-\frac{\partial I}{\partial z} = (G + j\omega C)V = YV$$


# Lossy Transmission Line





**forward wave**







**backward wave**



# Coupled Lines and Crosstalk




# Crosstalk noise depends on termination







# Crosstalk depends on signal rise time




$t_r = 1\ \text{ns}$




$t_r = 7\ \text{ns}$




# Crosstalk depends on signal rise time








$t_r = 1\ \text{ns}$




$t_r = 7\ \text{ns}$








# 7-Line Coupled-Microstrip System







$$L_s = 312 \text{ nH/m}; \quad C_s = 100 \text{ pF/m};$$

$$L_m = 85 \text{ nH/m}; \quad C_m = 12 \text{ pF/m}.$$


# Drive Line 3




# Sense Line



# IC on Package



# Mixed Signal Noise




- **Simultaneous switching and inductance ( $L_{\text{eff}}$ )**
- $L_{\text{eff}}$  is  $f(\text{current magnitude and direction})$
- **Interactions between noise generated by power/ground and signal paths**





# Power-Supply Noise

- Power-supply-level fluctuations
- Delta-I noise
- Simultaneous switching noise (SSN)
- Ground bounce



# Power Distribution Problem




**At high frequencies, Wire B is a transmission line and ground connection is no longer the reference voltage**

# On-Chip Power and Ground Distribution

- **Distribution Network for Peripheral Bonding**


- Power and ground are brought onto the chip via bond pads located along the four edges
- Metal buses provide routing from the edges to the remainder of the chip



# Intersymbol Interference (ISI)

- **Signal launched on a transmission line can be affected by previous signals as result of reflections**
- **ISI can be a major concern especially if the signal delay is smaller than twice the time of flight**
- **ISI can have devastating effects**
- **Noise must be allowed to settled before next signal is sent**


# Intersymbol Interference




# Minimizing ISI

- **Minimize reflections on the bus by avoiding impedance discontinuities**
- **Minimize stub lengths and large parasitics from package sockets or connectors**
- **Keep interconnects as short as possible (minimize delay)**
- **Minimize crosstalk effects**


# Measurements




VNA: S-parameter



Spectrum Analyzer



Time-domain simulation



Eye diagram

# Jitter Definition

Jitter is difference in time of when something was ideally to occur and when it actually did occur.

Some devices specify the amount of marginal jitter and total jitter that it can take to operate correctly. If the cable adds more jitter than the receiver's allowed marginal jitter and total jitter the signal will not be received correctly. In this case the jitter is measured as in the below diagram

- **Timing uncertainties in digital transmission systems**
- **Utmost importance because timing uncertainties cause bit errors**
- **There are different types of jitter**



# Jitter Characteristics

- Jitter is a signal timing deviation referenced to a recovered clock from the recovered bit stream
- Measured in Unit Intervals and captured visually with eye diagrams
- Two types of jitter
  - Deterministic (non Gaussian)
  - Random
- The total jitter (TJ) is the sum of the random (RJ) and deterministic jitter(DJ)

# Types of Jitter

- **Deterministic Jitter (DDJ)**
  - Data-Dependent Jitter (DDJ)
  - Periodic Jitter (PJ)
  - Bounded Uncorrelated Jitter (BUJ)
- **Random Jitter (RJ)**
  - Gaussian Jitter
  - $f^{-\alpha}$  Higher-Order Jitter

# Jitter Effects

## Bandwidth Limitations

- Cause intersymbol interference (ISI)
- ISI occurs if time required by signal to completely charge is longer than bit interval
- Amount of ISI is function of channel and data content of signal

## Oscillator Phase Noise

- Present in reference clocks or high-speed clocks
- In PLL based clocks, phase noise can be amplified


# Jitter Statistics

- Most common way to look at jitter is in statistical domain
- Because one can observe jitter histograms directly on oscilloscopes
- No instruments to measure jitter time waveform or frequency spectrum directly

## Jitter Histograms and Probability Density Functions (PDF)

- Built directly from time waveforms
- Frequency information is lost
- Peak-to-peak value depends on observation time


# Total Jitter Time Waveform



$$\mathbf{TJ(t)} = \mathbf{PJ(t)} + \mathbf{RJ(t)}$$

The total jitter waveform is the sum of individual components

# Jitter Statistics




$$\mathbf{TJ(x)} = \mathbf{PJ(x)} * \mathbf{RJ(x)}$$


The total jitter PDF is the convolution of individual components

# Eye Diagram

An eye diagram is a time-folded representation of a signal that carries digital information




# Eye Diagram Construction




Eye diagram construction in real-time oscilloscope is based on hardware clock recovery and trigger circuitry



# Eye Diagram Construction




# Eye Diagram Construction



1. Capture of the Waveform Record


2. Determine the Edge Times

# Eye Diagram Construction



## 3. Determine the Bit Labels

# Eye Diagram Construction




## 4. Clock Recovery

# Eye Diagram Construction

5

Slice waveform and overlay slices




6

Display eye diagram-folded view of the waveform


## 5. Slice Overlay

## 6. Display

# Eye Diagram Measurements



# Reference Levels



# Eye Height

Eye Height is the measurement of the eye height in volts

$$\text{Eye Height} = \left( \mu_{PTop} - 3\sigma_{PTop} \right) - \left( \mu_{PBase} + 3\sigma_{PBase} \right)$$

$\mu_{PTop}$  : mean value of eye top

$\sigma_{PTop}$  : standard deviation of eye top

$\mu_{PBase}$  : mean value of eye base

$\sigma_{PBase}$  : standard deviation of eye base



# Eye Width


***Eye Width*** is the measurement of the eye width in seconds

$$\text{Eye Width} = \left( \mu_{TCross2} - 3\sigma_{TCross2} \right) - \left( \mu_{TCross1} + 3\sigma_{TCross1} \right)$$

***Crossing percent*** measurement is the eye crossing point expressed as a percentage of the eye height


$$\text{Crossing Percent} = \frac{\left( \mu_{PCross1} - \mu_{PBase} \right)}{\left( \mu_{PTop} - \mu_{PBase} \right)} \times 100\%$$

# Eye Diagram Specifications





PCI Express 2.0 eye diagram specification for full and deemphasized signals

# Margin Testing





Eye diagram with low margin

# Eye Pattern Analysis



# Eye Diagram

## Typical Eye Diagrams






# Eye Diagram - ADS Simulation

## Ideal Matched Line

Eye Diagram of 10 GHz Data Transmission over  
an Ideal 50 ohm, matched Line

Bit Rate = 10 GHz  
Rise time = 0.1 psec  
Fall time = 0.1 psec

Eqn Eye of Vout = eye(Vout, 5e9)








# Eye Diagram - ADS Simulation

## 5 GHz Data Transmission

Eye Diagram of 5 GHz Data Transmission over a Microstrip Line

Source and Load Termination = 50 ohm  
Bit Rate = 5 GHz  
Rise time = 0.1 nsec  
Fall time = 0.1 nsec

Eqn EyeOfVout=eye(Vout,2.5e9)






# Eye Diagram - ADS Simulation

Eye Diagram of 10 GHz Data Transmission over an Ideal 50 ohm, mismatched Line with via

Source termination = 30 ohm  
Load termination = 90 ohm  
Bit Rate = 10 GHz  
Rise time = 0.1 psec  
Fall time = 0.1 psec



# Bit-Error Rate

- The Bit-error rate (BER) quantifies the likelihood of a bit being interpreted at the receiver incorrectly due to jitter- or amplitude-induced degradation on the received signal
- No higher than a  $10^{-16}$  BER is tolerable → no more than 1 error out of  $10^{16}$  bits.
- BER can be measured directly or quantified with statistical calculations
- Deterministic jitter(DJ) can be easily measured via S-parameters obtained in the frequency domain